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We report the architecture and the performances of a memory based on a single field-effect transistor
built on paper able to write-erase and read. The device is composed of natural multilayer cellulose
fibers that simultaneously act as structural support and gate dielectric; active and passive
multicomponent amorphous oxides that work as the channel and gate electrode layers, respectively,
complemented by the use of patterned metal layers as source/drain electrodes. The devices exhibit
a large counterclockwise hysteresis associated with the memory effect, with a turn-on voltage shift
between 1 and −14.5 V, on/off ratio and saturation mobilities of about 104 and 40 cm2 V−1 s−1,
respectively, and estimated charge retention times above 14 000 h. © 2008 American Institute of
Physics. DOI: 10.1063/1.3030873
Nowadays the microelectronics industry is demanding
for inexpensive, lightweight, and disposable memory de-
vices. This has been pushing research toward the use of low
cost materials and devices whose structures are easily fabri-
cated at low temperatures and with low energy consumption.
This demand is mainly fulfilled by organic devices and sev-
eral attempts have been made to use them as memories: to
write and read information,1 for random access memory cir-
cuits for storing and retrieving information,2 and nonvolatile
memories.3 Nevertheless, all these organic memory devices
still suffer from a low carrier mobility below
3–7 cm2 V−1 s−1 that limits the device switching time and
exhibit low charge retention times 4500 s3 that restricts
their field of applications. Up to now, paper has been mainly
used either as substrate in organic thin-film transistors
TFTs4, logic circuits,5 and electrochromic displays,6 or in
thin-film flexible Li batteries.7 Here we show the possibility
to use multilayer mechanically compact natural cellulose fi-
bers paper simultaneously as structural support and dielec-
tric in n-type memory field-effect transistors able to write-
erase and read WERM-FETs. The channel and gate
electrode layers are respectively based on active and passive
multicomponent amorphous oxides such as gallium indium
zinc oxide GIZO8 and indium zinc oxide IZO.9
The WERM-FETs were fabricated at room temperature
in a three step process described elsewhere,10 using paper
from Renova11 composed by long pine fibers mixed with
polyester fibers, embedded in a matrix of an ionic resin and
adhesive glue to give the need mechanical stiffness. The pa-
per surface was treated with an amylaceous solution to make
it hydrophobic. On one side of the paper sheet 55 m
thick, a 40 nm thick amorphous GIZO
Ga2O3–In2O3–ZnO; 1:2 :1 mol % deposited by rf magne-
tron sputtering coats the surface of the fibers acting as the
channel layer. This was followed by e-beam assisted evapo-
ration of the Al or Au source/drain thick electrodes that con-
nect all fibers over the edges of the patterned channel region,
using shadow masks with a width-to-length ratio of
2165 /216 m, see Fig. 1a. After, the paper is turned upside
down, allowing to deposit on its backside, also by rf magne-
tron sputtering, a thick IZO In2O3–ZnO; 5:2 mol % film,
aiming to achieve a continuous gate electrode, exhibiting
typically an electrical resistivity below 10−3  cm, depend-
ing on the substrate used.9,10,12 The procedures described re-
duce the effective device thickness when compared with the
geometric paper thickness and introduce the concept of a
noncontinuous dielectric network that allows a substantial
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FIG. 1. Color online a Schematic of the device’s structure. The magni-
fied inset shows a photo of the real device and the fibers that constitute the
dielectric structure. b SEM image and EDXS analysis of paper’s surface
and a magnification of a paper cross section, revealing the paper multilayer
structure.
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enhancement on the device capacitance per unit area C /A,
in opposition to what is known, e.g., in nanowire TFTs,
where conductive wires are embedded in a continuous
dielectric.13
The paper surface morphology and composition before
and after oxide coating was observed by scanning electron
microscopy SEM using a SU-70 FE from Hitachi, equipped
with energy dispersive x-ray spectroscopy EDXS analysis
Fig. 1b. The SEM images reveal fibers with average
widths of 8–10 m and thicknesses of about 1–2 m, ran-
domly distributed. The EDXS analysis was performed in pa-
pers coated with IZO oxide in one side and uncoated in the
other side. The data reveal the presence of IZO on the coated
side and not on the uncoated one, as can be seen. The com-
position analysis is hard to be performed along the fibers due
to the nature of the fibers that deteriorate for higher magni-
fications, leading to the fracture of the oxide film.10
The geometrical paper C /Ag and the corresponding di-
electric constant keff were measured using a precision im-
pedance analyzer Agilent 4294 A, depositing on both sides
of the paper thick Al metal contacts, in one area of 2.45
2.45 cm2. The data led to keff13214 to which it corre-
sponds a C /Ag of 0.18–0.24 nF cm−2. The devices were
electrically characterized in air, in the dark, and at room
temperature using an Agilent 4155C semiconductor param-
eter analyzer. For the write-erase stress test, a symmetric
square wave pulse with a peak to peak voltage of 20 V and
an offset of 0 V at 1 Hz was applied to the gate electrode.
Figure 1 shows the device structure. The operation of the
memory device relies on the capacity of the fibers to accu-
mulate an enormous number of charges due to their structure
with gaps between highly electrical resistive and randomly
distributed fibers. The electronic transfer characteristics of
the device are shown in Figs. 2 and 3. Figure 2a reveals a
large drain-to-source current IDS counterclockwise hyster-
esis with a turn-on voltage Von shift from 1 to −14.5 V, a
subthreshold swing S around 0.65 V/decade, on/off ratio of
104, and gate leakage current IGS at VGS=20 V of 10−7 A.
IDS remains almost constant 0.55 mA for −10 VVGS
20 V due to the memory effect on-state. When
VGS−15 V, IDS is reduced by more than three orders of
magnitude off-state. This high-to-low VGS cycle corre-
sponds to write and to erase the information charges stored
in the device and is fully reproducible as long as symmetric
VGS are used for the on and off-states, as explained below.
The high IDS are not explained by the C /Ag measured
values, which should lead to much lower IDS. The IDS re-
corded are explained by the enhancement on C /Ad due to
the discrete dielectric, constituted by interconnected coated
and uncoated fibers, forming a multilayer structure. Thus, the
C /Ad to be determined should correspond to the contribu-
tion of interconnected fibers distributed along the paper
thickness. These conditions lead to an effective decrease of
the device thickness and to a C /A that depends on how
fibers are associated, defining the carrier’s path and so the
charge induced process when a voltage is applied to the gate
electrode. Based on that and assuming the fibers with a
parallelepiped-shape to decrease the complexity of the
model, C /Ad can be estimated as
CA	d  12  ab  Wd  CA	 f  F , 1
where a and b are the average thickness and width of the
fibers, respectively, d is the paper’s thickness, W is the chan-
nel width, and F 1 is the compactness ratio among fibers
into the same layers and along the set of layers that form the
multilayer paper structure. Taking into account the average
sizes of the fibers and the measured keff, we obtain
6.5 nF cm−2 C /A f8.9 nF cm−2 and 17.0 nF cm−2
 C /Ad23.2 nF cm−2, about two orders of magnitude
larger than C /Ag. These values explain the high IDS ob-
tained, leading to a saturation mobility S, around
40 cm2 V−1 s−1, closer to those expected for GIZO based
TFTs.8
Stress tests performed by cycling the device between the
on- and off-states for 1 h more than 103 cycles reveal that
the transfer characteristics do not significantly change, as
depicted in Fig. 2b. The analysis of the data shows that s
slightly decreases, while S and Von maintain the same values,
meaning that the WERM-FET is highly stable. However, if
the absolute value of the off-state VGSeraseon-state
VGSwrite, the charges trapped/stored along the fibers sus-
tain the electrons’ accumulation layer in the channel region,
avoiding the pull down of IDS toward its expected off-state
FIG. 2. Color online Transfer characteristics of the WERM-FET. a
Double sweep measurements. b Transfer characteristic before and after the
write-erase stress test. FIG. 3. Color online Successive single sweep transfer characteristics of
the WERM-FET for a symmetric −20 to 20 V and b asymmetric
−10 to 20 V VGS ranges. The insets show schematics for input VGS and
output IDS signals for each VGS range.
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value see Fig. 3. This leads to a small difference between
on and off-states on/off ratio close to 1, meaning that the
on-state cannot be erased unless a symmetric VGS to the one
used for writing the information is applied.
To demonstrate the WERM-FET storage capacity, after
changing the device from off- to the on-state write opera-
tion, the gate electrode terminal was opened and IDS evolu-
tion with time monitored for more than 15 h, keeping the
drain voltage VDS constant 15 V, see Fig. 4. As expected,
the data reveal an exponential dependence of the current as a
function of time.15 The extrapolation of these data reveal that
even after 5107 s almost 14 000 h, more than 1.5 years,
the current differential is still 10 between the on- and
off-state, which is adequate for modern sense amps, depend-
ing on the architecture of the memory.15 After 4 months of
fabrication, the electronic performances of the WERM-FET
do not change, showing that they are environmentally stable,
even without any passivation or encapsulation layers over
the semiconductor surface.
In summary, the electronic characteristics of the WERM-
FET are dependent on the discrete dielectric arrangements
along the multilayers that constitute the paper, which deter-
mines the device performances, such as high IDS, high sta-
bility, very low operating bias, high mobility, and high
charge retention time. These characteristics outpace those of
organic memory devices and rival with the ones obtained on
conventional oxide TFTs.8 The compatibility of these low
cost self-sustained devices with conventional fabrication
deposition techniques delineates a promising approach of us-
ing natural multilayer cellulose fiber paper on low cost high-
performance flexible and disposable memories.
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FIG. 4. Log-log plot of the on-state current vs time taken after a single
sweep transfer characteristic and after opening the gate electrode terminal,
keeping VDS=15 V. The inset shows the same data, now using a semilog
plot.
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